A MEMS guide plate for a high temperature testing of a wafer level packaged die wafer
MICROSYSTEM TECHNOLOGIES ; 17 , 1 ; 143-148
2011-01-01
6 pages
Article (Journal)
English
DDC: | 629.83 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
A dielectrophoretic chip packaged at wafer level
British Library Online Contents | 2006
|British Library Online Contents | 2014
|CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
British Library Online Contents | 2012
|Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
British Library Online Contents | 2009
|British Library Online Contents | 2004
|