Previous studies that used Graphics Processing Units (GPUs) to decode Low Density Parity Check (LDPC) codes for DVB-S2 employed inter-codeword parallelism and/or Turbo Decoding Message Passing (TDMP) to achieve high throughput. By converting the LDPC parity check matrix into a quasi-cyclic structure, we show that LDPC encoding can be efficiently implemented on a GPU, and a different approach to LDPC decoding with intra-codeword parallelism and early termination that can achieve approximately 100 Mbps increase in throughput per 0.1 dB increase in signal-to-noise ratio and, for some cases, achieve 1 Gbps or greater overall throughput.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High throughput GPU LDPC encoder and decoder for DVB-S2


    Contributors:
    Kun, David (author)


    Publication date :

    2018-03-01


    Size :

    465762 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    High-Throughput FPGA-Based QC-LDPC Decoder Architecture

    Mhaske, Swapnil / Kee, Hojin / Ly, Tai et al. | IEEE | 2015


    CCSDS Decoder/Encoder Boards

    Habinc, S. / Saunders, S. | Springer Verlag | 2022



    An Efficient Design Methodology of High-speed LDPC decoder

    Lim, B.-S. / Kim, M.-H. / Park, T.-D. et al. | British Library Conference Proceedings | 2012


    The CCSDS Decoder/Encoder Boards

    Habinc, Sandi | Springer Verlag | 2013