A detailed description of the design approach and tradeoffs encountered during the development of the 50 MBPS decoder system is presented. A functional analysis of each of the major logical functions is given, and the system's major components are listed.
High bit rate convolutional channel encoder/decoder
1977-06-20
Report
No indication
English