Traditionally the implementation of Telemetry Encoders and Telecommand Decoders for space has been made in hardware, at least for the last two decades. This was also the approach that was envisaged when these OBC boards had been conceptualized. But with the availability of more processing power (e.g. the LEON3FT 32-bit fault-tolerant SPARCTM V8 processor), more of the encoding and decoding tasks can be moved to software, allowing flexibility for adapting the system to on-going standardization efforts. The approach followed here in this CDPI architecture is that part of the CCSDS decoding/encoding is performed in an IP.core on FPGA hardware on the CCSDS decoder/encoder board and part of the task is done in software using libraries. This firmware and software was provided by Aeroflex Gaisler AB together with the RTEMS realtime operating system for the Aeroflex Processor-Boards cited in Chap. 2.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    The CCSDS Decoder/Encoder Boards


    Additional title:

    Springer Aerospace Techn.


    Contributors:


    Publication date :

    2013-06-14


    Size :

    44 pages





    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    CCSDS Decoder/Encoder Boards

    Habinc, S. / Saunders, S. | Springer Verlag | 2022


    Mission Adaptable CCSDS Formatter / Command Decoder

    Epperly, M. E. / McGuagh, P. / Walls, B. J. et al. | British Library Conference Proceedings | 2000


    CCSDS Overview

    Kearney, Mike | NTRS | 2013


    CCSDS Overview

    M. Kearney | NTIS | 2013


    Design and implementation of packet telecommand decoder based on CCSDS using FPGA

    Taufik, M. / Amin, D. E. / Saifuddin, M. A. | TIBKAT | 2021