Previous studies that used Graphics Processing Units (GPUs) to decode Low Density Parity Check (LDPC) codes for DVB-S2 employed inter-codeword parallelism and/or Turbo Decoding Message Passing (TDMP) to achieve high throughput. By converting the LDPC parity check matrix into a quasi-cyclic structure, we show that LDPC encoding can be efficiently implemented on a GPU, and a different approach to LDPC decoding with intra-codeword parallelism and early termination that can achieve approximately 100 Mbps increase in throughput per 0.1 dB increase in signal-to-noise ratio and, for some cases, achieve 1 Gbps or greater overall throughput.
High throughput GPU LDPC encoder and decoder for DVB-S2
01.03.2018
465762 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
High-Throughput FPGA-Based QC-LDPC Decoder Architecture
IEEE | 2015
|Springer Verlag | 2022
|An Efficient Design Methodology of High-speed LDPC decoder
British Library Conference Proceedings | 2012
|The CCSDS Decoder/Encoder Boards
Springer Verlag | 2013
|