An Efficient Design Methodology of High-speed LDPC decoder
30th, AIAA international communications satellite systems conference ; 2012 ; Ottawa, Canada
01.01.2012
8 pages
Includes bibliographical references and index
Aufsatz (Konferenz)
Englisch
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Memory optimized parallel LDPC decoder architecture design on GPU
British Library Online Contents | 2013
|High-Throughput FPGA-Based QC-LDPC Decoder Architecture
IEEE | 2015
|High throughput GPU LDPC encoder and decoder for DVB-S2
IEEE | 2018
|