Memory optimized parallel LDPC decoder architecture design on GPU
JOURNAL- BEIJING UNIVERSITY OF AERONAUTICS AND ASTRONAUTICS ; 39 , 3 ; 421-426
01.01.2013
6 pages
Aufsatz (Zeitschrift)
Unbekannt
DDC: | 629.4 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
High-Throughput FPGA-Based QC-LDPC Decoder Architecture
IEEE | 2015
|An Efficient Design Methodology of High-speed LDPC decoder
British Library Conference Proceedings | 2012
|British Library Conference Proceedings | 2006
|