Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Memory optimized parallel LDPC decoder architecture design on GPU


    Contributors:
    Shuai, G. (author) / Rongke, L. (author) / Yi, H. (author)


    Publication date :

    2013-01-01


    Size :

    6 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    Unknown


    Classification :

    DDC:    629.4



    High-Throughput FPGA-Based QC-LDPC Decoder Architecture

    Mhaske, Swapnil / Kee, Hojin / Ly, Tai et al. | IEEE | 2015




    An Efficient Design Methodology of High-speed LDPC decoder

    Lim, B.-S. / Kim, M.-H. / Park, T.-D. et al. | British Library Conference Proceedings | 2012