Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An Efficient Design Methodology of High-speed LDPC decoder



    Conference:

    30th, AIAA international communications satellite systems conference ; 2012 ; Ottawa, Canada



    Publication date :

    2012-01-01


    Size :

    8 pages


    Remarks:

    Includes bibliographical references and index



    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    High-Throughput FPGA-Based QC-LDPC Decoder Architecture

    Mhaske, Swapnil / Kee, Hojin / Ly, Tai et al. | IEEE | 2015


    Memory optimized parallel LDPC decoder architecture design on GPU

    Shuai, G. / Rongke, L. / Yi, H. | British Library Online Contents | 2013


    Ultra high speed 802.11n LDPC decoder with seven-stage pipeline in 28 nm CMOS

    Lopacinski, L. / Hasani, A. / Panic, G. et al. | IEEE | 2022