This paper reports our latest implementation results of a fully unrolled LDPC decoder prototyped in 28 nm CMOS technology. The decoder achieves 1218 Gbps coded throughput and consumes a 5.49 mm2 chip area. The standard min-sum decoding algorithm with four-bit quantization, five unrolled iterations, (648,540) parity matrix, and a seven-stage pipeline is employed. Such implementation achieves a higher data rate than adaptive degeneration and finite-alphabet decoding algorithms, requires less silicon than the solutions mentioned above, and is fully compliant with the IEEE 802.11n WLAN standard.
Ultra high speed 802.11n LDPC decoder with seven-stage pipeline in 28 nm CMOS
2022-06-01
819351 byte
Conference paper
Electronic Resource
English
An Efficient Design Methodology of High-speed LDPC decoder
British Library Conference Proceedings | 2012
|High-Throughput FPGA-Based QC-LDPC Decoder Architecture
IEEE | 2015
|High throughput GPU LDPC encoder and decoder for DVB-S2
IEEE | 2018
|Memory optimized parallel LDPC decoder architecture design on GPU
British Library Online Contents | 2013
|