In recent trends most of the digital circuits are combinations of full adders and multipliers. In past many reported that adders, multipliers are suffered from the problems of voltage swing and high noise when operated at low voltage. Consequently new design methodologies are being implemented in which hybrid CMOS logic full adder is one of the proposed circuit having low power consumption, high speed and good driving capability. Hybrid logic style is a different logic design to implement full adder. For this we adopted XOR and XNOR gates. These gates are regulated for obtaining sum output with pass transistor UPLD. In this paper we implemented multiplier by using Hybrid CMOS logic full adder. This has accurate results, low voltage swing. Here simulation results are verified by using TANNER TOOLS V16.0.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A novel low power multilpier and full adder using hybrid CMOS logic


    Beteiligte:


    Erscheinungsdatum :

    01.04.2017


    Format / Umfang :

    621764 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Design and Analysis of Low Power Full Adder using Reversible Logic

    Chiwande, Sujata S. / Dakhole, P.K. | IEEE | 2022


    Design and Analysis of Hybrid full adder Topology using Regular and Triplet Logic Design

    Sana / Anum Khan / Subodh Wairya | BASE | 2020

    Freier Zugriff

    A Novel Low Power Low Voltage Full Adder Cell

    Chang, C.-H. / Zhang, M. / Gu, J. et al. | British Library Conference Proceedings | 2003


    A novel low power low voltage full adder cell

    Chip-Hong Chang, / Mingyan Zhang, / Jiangmin Gu, | IEEE | 2003


    Design and Analysis of Multipliers using Hybrid Full Adder

    Dhanasekar, J. / Niranjana, M.Ishwarya | IEEE | 2023