The reversible Logic system will be effective in low power dissipation. For the optimization of power in VLSI design, number of researchers is using reversible logic regularly. In the VLSI design, the use of reversible logic has many advantages because of its high speed, and low power dissipation. This paper provides the design and comparative analysis of reversible full adder using Peres gate with conventional full adder circuits. During comparison it is found that 44% improvement in total thermal power dissipation over the conventional adder circuit. These reversible logic circuits are verified and simulated using Verilog coding, Intel Quartus Prime 20.1


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design and Analysis of Low Power Full Adder using Reversible Logic


    Beteiligte:


    Erscheinungsdatum :

    01.12.2022


    Format / Umfang :

    776161 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Design and Analysis of Hybrid full adder Topology using Regular and Triplet Logic Design

    Sana / Anum Khan / Subodh Wairya | BASE | 2020

    Freier Zugriff

    A novel low power multilpier and full adder using hybrid CMOS logic

    Vani, A. Swetha / Lokesh, M. Ratna / Devi, B. Sowmya et al. | IEEE | 2017


    Design and Analysis of Multipliers using Hybrid Full Adder

    Dhanasekar, J. / Niranjana, M.Ishwarya | IEEE | 2023


    Design and Analysis of FinFET-based Carry Lookahead Adder using GDI logic

    Suresh, Sujit / Haasini, M Sai / Kaushal, Shelja | IEEE | 2024


    A Novel Design of a 4 Bit Reversible ALU using Kogge Stone Adder

    Swetha Potharla / Rajkumar R | BASE | 2017

    Freier Zugriff