In the recent era, voltage reduction procedure is gaining most attention for achieving minimum energy consumption. Full adder is the primary computational arithmetic block in numerous of the computing executions and hence is the critical component of ALU. Various existing full adders proposed in literature fail to accomplish low power delay product (PDP) and lacks driving strength when used in chains structure. In this paper two new hybrid full adders have been proposed with an aim to achieve low PDP. Further the paper proposes ripple carry adder (RCA) in chain structure using triplet design approach to improve the driving strength. Five different hybrid full adders topologies have been implemented to build 4-bit RCA adder in regular and triplet logic design and PDP improvement is obtained in triplet design approach. All the simulations are done on 45nm technology and performance analysis done over the voltage range 0.6 V to 1.2V in Cadence Virtuoso simulation software. Simulation results are obtained to show that delay and PDP has improved in triplet designing and the proposed hybrid adders represents least PDP among other implemented reference circuits.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Design and Analysis of Hybrid full adder Topology using Regular and Triplet Logic Design



    Erscheinungsdatum :

    30.10.2020


    Anmerkungen:

    oai:zenodo.org:5848139
    International Journal of Innovative Technology and Exploring Engineering (IJITEE) 9(12) 348-354



    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Klassifikation :

    DDC:    629 / 670




    Design and Analysis of Multipliers using Hybrid Full Adder

    Dhanasekar, J. / Niranjana, M.Ishwarya | IEEE | 2023


    Design and Analysis of Low Power Full Adder using Reversible Logic

    Chiwande, Sujata S. / Dakhole, P.K. | IEEE | 2022


    A novel low power multilpier and full adder using hybrid CMOS logic

    Vani, A. Swetha / Lokesh, M. Ratna / Devi, B. Sowmya et al. | IEEE | 2017


    Design and Analysis of FinFET-based Carry Lookahead Adder using GDI logic

    Suresh, Sujit / Haasini, M Sai / Kaushal, Shelja | IEEE | 2024


    Design of Quaternary Half Adder Using Hybrid SETMOS Cell

    Feizi, K. / Shahhoseini, A. | British Library Conference Proceedings | 2012