The power-delay product is a direct measurement of the energy expended per operational cycle of an arithmetic circuit. Lowering the supply voltage of the full adder cell to achieve low power-delay product is a sensible approach to dramatically improve the power efficiency at sustainable speed of arithmetic circuits composed of such instances at high level design. In this paper, a novel design of a low power 1-bit full adder cell is proposed where the simultaneous generation of XOR and XNOR outputs by pass logic is exploited but with swing restoration circuit added to make ultra low voltage operation down to 0.5 V feasible. A novel complementary CMOS carry generation circuit is devised to produce full-swing and balanced outputs with strong drivability. Simulation results show that our full adder circuit outstrips many latest designs in energy efficiency and has the lowest power-delay product over a wide range of voltages among several low power adder cells of different CMOS logic styles.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A novel low power low voltage full adder cell


    Beteiligte:
    Chip-Hong Chang, (Autor:in) / Mingyan Zhang, (Autor:in) / Jiangmin Gu, (Autor:in)


    Erscheinungsdatum :

    01.01.2003


    Format / Umfang :

    362254 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    A Novel Low Power Low Voltage Full Adder Cell

    Chang, C.-H. / Zhang, M. / Gu, J. et al. | British Library Conference Proceedings | 2003


    A novel low power multilpier and full adder using hybrid CMOS logic

    Vani, A. Swetha / Lokesh, M. Ratna / Devi, B. Sowmya et al. | IEEE | 2017


    Design and Analysis of Low Power Full Adder using Reversible Logic

    Chiwande, Sujata S. / Dakhole, P.K. | IEEE | 2022


    Adder power for research

    Engineering Index Backfile | 1952


    Two-Bit Restricted Signed-Digit Quaternary Full Adder

    Awwal, A. A. S. / Ahmed, J. U. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1994