Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    SEU mitigation testing of Xilinx Virtex II FPGAs


    Contributors:

    Conference:

    Nuclear and Space Radiation Effects (NSREC) Conference ; 2003 ; Monterey, CA, United States


    Publication date :

    2003-07-01


    Type of media :

    Conference paper


    Type of material :

    No indication


    Language :

    English




    SEU mitigation of Xilinx Virtex II FPGAs for critical flight applications

    Yui, C. C. / Swift, G. M. / Carmichael, C. | NTRS | 2003


    Single event upset suspectibility testing of the Xilinx Virtex II FPGA

    Carmichael, C. / Swift, C. / Yui, G. | NTRS | 2002


    Single event mitigation for Xilinx 7-series FPGAs

    Bates, T. / Bridges, C. P. | IEEE | 2018


    4D-8PSK trellis coded modulation: Implementation on Xilinx Virtex-6 FPGA

    Addabbo, P. / Beltramonte, T. / di Bisceglie, M. et al. | IEEE | 2015