A novel approach for the design and simulation of a new digital communication system is presented in this contribution. The specialized software Xilinx System Generator (SG), a toolbox working in the MATLAB/Simulink environment, is used. The approach has been applied to the design of a Four-Dimensional 8-PSK Trellis-Coded Modulation with 2.75 bits/channel-symbol spectral efficiency, whose system specifications correspond to the Consultative Committee for Space Data System (CCSDS) standard as reported in [1]. The proposed system has been implemented on a Xilinx Virtex-6 ML605 Field Programmable Gate Array (FPGA) board [2].
4D-8PSK trellis coded modulation: Implementation on Xilinx Virtex-6 FPGA
2015-06-01
431650 byte
Conference paper
Electronic Resource
English
Further Search of Optimum Codes for Trellis-Coded 8PSK System
British Library Conference Proceedings | 2000
|High-Speed, Multi-Channel Serial ADC LVDS Interface for Xilinx Virtex-5 FPGA
Online Contents | 2012
Hardware bidirectional real time motion estimator on a Xilinx Virtex II Pro FPGA
BASE | 2006
|Bit Error Rate Performance of Coded 8PSK
British Library Conference Proceedings | 1996
|