A novel approach for the design and simulation of a new digital communication system is presented in this contribution. The specialized software Xilinx System Generator (SG), a toolbox working in the MATLAB/Simulink environment, is used. The approach has been applied to the design of a Four-Dimensional 8-PSK Trellis-Coded Modulation with 2.75 bits/channel-symbol spectral efficiency, whose system specifications correspond to the Consultative Committee for Space Data System (CCSDS) standard as reported in [1]. The proposed system has been implemented on a Xilinx Virtex-6 ML605 Field Programmable Gate Array (FPGA) board [2].


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    4D-8PSK trellis coded modulation: Implementation on Xilinx Virtex-6 FPGA


    Beteiligte:
    Addabbo, P. (Autor:in) / Beltramonte, T. (Autor:in) / di Bisceglie, M. (Autor:in) / Galdi, C. (Autor:in) / Giangregorio, G. (Autor:in) / Ullo, S.L. (Autor:in)


    Erscheinungsdatum :

    01.06.2015


    Format / Umfang :

    431650 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Further Search of Optimum Codes for Trellis-Coded 8PSK System

    Bo, Y. | British Library Conference Proceedings | 2000


    Single event upset suspectibility testing of the Xilinx Virtex II FPGA

    Carmichael, C. / Swift, C. / Yui, G. | NTRS | 2002


    SEU mitigation testing of Xilinx Virtex II FPGAs

    Yui, Candice / Swift, Gary / Carmichael, Carl et al. | NTRS | 2003


    Bit Error Rate Performance of Coded 8PSK

    Berger, H. / Kolze, T. / AIAA | British Library Conference Proceedings | 1996


    Bit error rate performance of coded 8PSK

    Berger, Harvey / Kolze, Thomas | AIAA | 1996