In the recent years, there has been rapid increase in complexity of System on Chip designs. As the functionality of the chip increases, design and verification runtime also increases. Physical design involves both design and verification of the layout. Thus major challenge for semiconductor industries is that the design of chip and its verification has to be done efficiently keeping in mind the stringent tape out schedule. Power consumption is of primary concern in the semiconductor industry as the power consumed by the chip directly affects the chip’s performance and lifetime. Specifically for sub nanometer technologies, leakage power consumption is dominant. Thus there is a need for reduction in leakage power consumption by implementation of appropriate power gating techniques in the design flow. In the proposed design flow, using multi threshold cells, this has been addressed and a novel low power design is implemented using 16nm FinFET technology through power switches in the power domain. For design implementation various tools such as Innovus, IC Compiler II and Calibre Design RVE is used in this paper.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Low Power Physical Design and Verification in 16nm FinFET Technology


    Contributors:


    Publication date :

    2019-06-01


    Size :

    2978803 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Performance Comparison between 16nm and 7nm through Physical Design Implementation

    Pradeep, Goriparthi / Tejas, Rangnekar / Rani, Swapna et al. | IEEE | 2019


    Energy-Efficient Digital Circuit Design and Optimization Utilizing FinFET Technology

    Kumar, P. Maniraj / Haripriya, D. / T, Rajesh et al. | IEEE | 2023


    Design of low power AOI FinFET circuits at 7nm

    Kajal / Sharma, Vijay Kumar | IEEE | 2020


    A novel design of low power FinFET adiabatic circuits for VLSI applications

    Madhuri / Sunila, D. / Venkatesh, G. et al. | IEEE | 2017


    RESEARCH ON AIRCRAFT-LEVEL PHYSICAL INTEGRATION VERIFICATION TEST TECHNOLOGY

    Yao, Z. C. / Liu, L. B. | British Library Conference Proceedings | 2021