This paper presents an in-depth study of the implementation and characterization of fast Fourier transform (FFT) pipelined architectures suitable for broadband digital channelized receivers. When implementing the FFT algorithm on field-programmable gate array (FPGA) platforms, the primary goal is to maximize throughput and minimize area. Feedback and feedforward architectures have been analyzed regarding key design parameters: radix, bitwidth, number of points and stage scaling. Moreover, a simplification of the FFT algorithm, the monobit FFT, has been implemented in order to achieve faster real time performance in broadband digital receivers. The influence of the hardware implementation on the performance of digital channelized receivers has been analyzed in depth, revealing interesting implementation trade-offs which should be taken into account when designing this kind of signal processing systems on FPGA platforms.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementing FFT-based digital channelized receivers on FPGA platforms


    Contributors:


    Publication date :

    2008-10-01


    Size :

    6165115 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English





    Digital channelised receivers on FPGAs platforms

    Sanchez, M.A. / Garrido, M. / Lopez-Vallejo, M. et al. | Tema Archive | 2005



    A hardware-efficient, multirate, digital channelized receiver architecture

    Zahirniak, D.R. / Sharpin, D.L. / Fields, T.W. | IEEE | 1998