This paper presents several implementations of digital channelised receivers on field-programmable gate array (FPGA) platforms for electronic warfare (EW) applications. All implementations are based on the fast Fourier transform (FFT) but they are intended for different applications. We have studied in detail and implemented different parallel architectures for the FFT algorithm in order to maximise speed processing and throughput, and to optimise area. On the other hand, monobit implementations of the FFT have been carried out in order to get real time in broadband digital receivers. Finally, in order to improve the detection of non-stationary signals, time-frequency analysis based on the short time Fourier transform (STFT) has also been implemented.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Digital channelised receivers on FPGAs platforms


    Contributors:


    Publication date :

    2005


    Size :

    6 Seiten, 12 Quellen




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Implementing FFT-based digital channelized receivers on FPGA platforms

    Sanchez, M.A. / Garrido, M. / Lopez-Vallejo, M. et al. | IEEE | 2008



    RadTolerant FPGAs

    Emerald Group Publishing | 1999


    Commercial GNSS Radio Occultation on Aerial Platforms With Off-The-Shelf Receivers

    Bryan C. Chan / Ashish Goel / Jonathan Kosh et al. | DOAJ | 2022

    Free access