This paper presents several implementations of digital channelised receivers on field-programmable gate array (FPGA) platforms for electronic warfare (EW) applications. All implementations are based on the fast Fourier transform (FFT) but they are intended for different applications. We have studied in detail and implemented different parallel architectures for the FFT algorithm in order to maximise speed processing and throughput, and to optimise area. On the other hand, monobit implementations of the FFT have been carried out in order to get real time in broadband digital receivers. Finally, in order to improve the detection of non-stationary signals, time-frequency analysis based on the short time Fourier transform (STFT) has also been implemented.
Digital channelised receivers on FPGAs platforms
2005
6 Seiten, 12 Quellen
Conference paper
English
Implementing FFT-Based Digital Channelized Receivers on FPGA Platforms
Online Contents | 2008
|Emerald Group Publishing | 1999
Commercial GNSS Radio Occultation on Aerial Platforms With Off-The-Shelf Receivers
DOAJ | 2022
|Customizable Digital Receivers for Radar
Online Contents | 2008