An approach is presented to realizing a digital channelized receiver for signal intercept applications that provides a hardware efficient implementation of a uniform filter bank in which the number of filters K is greater than the decimation factor M. The proposed architecture allows simple channel arbitration logic to be used and provides reliable instantaneous frequency measurements, even in adjacent channel crossover regions. In the proposed implementation of the filter bank, K is related to M by K=FM where F is an integer. It is shown that the optimum selection of F allows the instantaneous frequency measurement to be made in the channel crossover region and the arbitration function to be based solely on the instantaneous frequency measurement. The development of a filter bank structure which combines the flexibility of the short-time Fourier transform (STFT) with the implementation efficiency of the polyphase filter bank decomposition, meeting these requirements and leading to a hardware-efficient implementation, is presented.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A hardware-efficient, multirate, digital channelized receiver architecture


    Contributors:


    Publication date :

    1998-01-01


    Size :

    1350906 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English




    Digital channelized receiver based on time-frequency analysis for signal interception

    Lopez-Risueno, G. / Grajal, J. / Sanz-Osorio, A. | IEEE | 2005


    The channelized receiver comes of age

    Hennessy, P. / Quick, J.D. | Tema Archive | 1979



    Wideband channelized receiver possibilities with 0.18 micron CMOS technology

    McWilliams, J.K. / Wentzel, S.W. | Tema Archive | 1998