Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Clock-Gating Approach to Low Power Domino Circuit Synthesis


    Contributors:


    Publication date :

    2014-01-01


    Size :

    8 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    004.05



    Clock-gating Approach to Low Power Domino Circuit Synthesis

    Kadiyala, S.P. / Samanta, D. | British Library Online Contents | 2014


    CLOCK MONITORING SUBSYSTEM FOR SYSTEM-ON-CHIP SUPPORTING DYNAMIC CLOCK SCALING AND CLOCK GATING

    BHAT VANAMALI / PHADKE AMOD / DENA SINA et al. | European Patent Office | 2025

    Free access


    TSPC STC-DET Flip-Flop With Autogated Clock Gating For Low-Power

    Nadaf, Nazir / Agrawal, Sonali | IEEE | 2024


    Gallium Arsenide Domino Circuit

    Yang, Long / Long, Stephen I. | NTRS | 1990