A method for a clock monitoring subsystem of a system-on-chip (SoC) supporting dynamic clock scaling and voltage gating is described. The method includes generating a set of clocks. The method also includes routing a selected one of the set of clocks for frequency measurement through one or more clock routing subsystems. The method further includes adjusting a frequency of the selected clock after the selected clock is routed through the clock routing subsystems. The method also includes communicating a sideband signal to indicate the adjusted frequency of the selected clock.
CLOCK MONITORING SUBSYSTEM FOR SYSTEM-ON-CHIP SUPPORTING DYNAMIC CLOCK SCALING AND CLOCK GATING
2025-05-15
Patent
Electronic Resource
English
Clock monitoring unit with serial clock routing pipeline
European Patent Office | 2022
|Clock-gating Approach to Low Power Domino Circuit Synthesis
British Library Online Contents | 2014
|Clock-Gating Approach to Low Power Domino Circuit Synthesis
British Library Online Contents | 2014
|