A method for a clock monitoring subsystem of a system-on-chip (SoC) supporting dynamic clock scaling and voltage gating is described. The method includes generating a set of clocks. The method also includes routing a selected one of the set of clocks for frequency measurement through one or more clock routing subsystems. The method further includes adjusting a frequency of the selected clock after the selected clock is routed through the clock routing subsystems. The method also includes communicating a sideband signal to indicate the adjusted frequency of the selected clock.


    Access

    Download


    Export, share and cite



    Title :

    CLOCK MONITORING SUBSYSTEM FOR SYSTEM-ON-CHIP SUPPORTING DYNAMIC CLOCK SCALING AND CLOCK GATING


    Contributors:

    Publication date :

    2025-05-15


    Type of media :

    Patent


    Type of material :

    Electronic Resource


    Language :

    English


    Classification :

    IPC:    G06F ELECTRIC DIGITAL DATA PROCESSING , Elektrische digitale Datenverarbeitung / B60W CONJOINT CONTROL OF VEHICLE SUB-UNITS OF DIFFERENT TYPE OR DIFFERENT FUNCTION , Gemeinsame Steuerung oder Regelung von Fahrzeug-Unteraggregaten verschiedenen Typs oder verschiedener Funktion



    Clock monitoring unit with serial clock routing pipeline

    SALLUZZO FEDERICO / DENA SINA / PHADKE AMOD et al. | European Patent Office | 2022

    Free access


    Clock-gating Approach to Low Power Domino Circuit Synthesis

    Kadiyala, S.P. / Samanta, D. | British Library Online Contents | 2014


    Clock-Gating Approach to Low Power Domino Circuit Synthesis

    Kadiyala, Sai P. / Samanta, Debasis | British Library Online Contents | 2014


    Clock spring and vehicle with clock spring

    WANG QINGKE / LIN XINKE / SONG YUANLIANG | European Patent Office | 2015

    Free access