Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of an Ultra-High-Speed Path Planning VLSI Processor Using a ROM-Type Content-Addressable Memory


    Contributors:
    Hariyama, M. (author) / Yamaguchi, F. (author) / Kameyama, M. (author)


    Publication date :

    2001-01-01


    Size :

    7 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    Unknown


    Classification :

    DDC:    629.8




    Content Addressable Memory System Concepts

    Campi, A. V. / Dunn, R. M. / Gray, B. H. | IEEE | 1965


    Compressed Quadtree with Content-Addressable Memory

    Yang, D. / IEEE; Signal Processing Society | British Library Conference Proceedings | 1994


    Rule-Based High-Safe Intelligent Vehicle Using a New Content-Addressable Memory

    Hanyu, T. / Abe, S. / Kameyama, M. et al. | British Library Conference Proceedings | 1994


    High speed VLSI systems for NASA's telemetry return link processor

    Hand, Sarah L. / Salichs, Luis G. / Steedman, John K. | NTRS | 1989