High-speed collision detection is important to realize a highly-safe intelligent vehicle. In collision detection, high-computational power is required to perform a matching operation between discrete points on surfaces of a vehicle and obstacles in a real-world environment. To achieve the highest performance, a hierarchical matching scheme is proposed based on two representations: the coarse representation and the fine representation. A vehicle is represented as a set of rectangular solids in the fine representation (fine rectangular solids), and the coarse representation, which is also a set of rectangular solids, is produced by enlarging the fine representation. If collision occurs between an obstacle discrete point and a rectangular solid in the coarse representation (coarse rectangular solid), then it is sufficient to check the only fine rectangular solids contained in the coarse one. Consequently, checks for the other fine rectangular solids can be omitted. To perform the hierarchical matching operation in parallel, a hierarchically-content-addressable memory (HCAM) is proposed. Since there is no need to perform a matching operation in parallel with fine rectangular solids contained in different coarse ones, the fine ones are mapped onto a matching unit. As a result, the number of matching units can be reduced without decreasing the performance. Under the condition of the same execution time, the area of the HCAM is reduced to 46.4% in comparison with that of the conventional CAM in which the hierarchical matching scheme is not used.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Collision detection VLSI processor for intelligent vehicles using a hierarchically-content-addressable memory


    Contributors:
    Hariyama, M. (author) / Sasaki, K. (author) / Kameyama, M. (author)

    Published in:

    IEICE Transactions on Electronics ; E82-C , 9 ; 1722-1729


    Publication date :

    1999


    Size :

    8 Seiten, 9 Quellen



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English





    Implementation of an Ultra-High-Speed Path Planning VLSI Processor Using a ROM-Type Content-Addressable Memory

    Hariyama, M. / Yamaguchi, F. / Kameyama, M. | British Library Online Contents | 2001


    A collision detection processor for intelligent vehicles

    Hariyama, M. / Kameyama, M. | Tema Archive | 1993


    Content Addressable Memory System Concepts

    Campi, A. V. / Dunn, R. M. / Gray, B. H. | IEEE | 1965


    Rule-Based High-Safe Intelligent Vehicle Using a New Content-Addressable Memory

    Hanyu, T. / Abe, S. / Kameyama, M. et al. | British Library Conference Proceedings | 1994