This paper describes the architecture of the Data Interface Facility, (DIF), a key element in NASA's advanced communications systems, and its core element, the Return Link Processor (RLP). Current activities to prototype some of the primary functions of the RLP are presented. It is shown how the prototype elements can be integrated into a full-performance DIF RLP.
High speed VLSI systems for NASA's telemetry return link processor
ITC/USA/''89 ; 1989 ; San Diego, CA, United States
1989-01-01
Conference paper
No indication
English
Satellite Telemetry and Return Link (STARLink)
NTRS | 1995
|VLSI Technology for Smaller, Cheaper, Faster Return Link Systems
British Library Conference Proceedings | 1994
|NTRS | 1995
|Microprogramed telemetry processor
NTRS | 1977
|Online Contents | 1995