For safe driving, it is essential to detect collision between a vehicle and obstacles at high speed. In the collision detection, a large memory capacity is usually required to store 3-dimensional obstacle information. Moreover, high-computational power is required to perform the matching operation between vehicle and obstacle pixels. In the proposed multiprocessor, a new compact obstacle representation based on a union of rectangular solids is introduced, so that the matching operation is drastically accelerated by using a content-addressable memory (CAM) which evaluates magnitude relationships between an input word and all the stored words in parallel. Moreover, multiple-valued logic is used to implement a high-speed large-capacity CAM. The multiprocessor is constructed by several identical VLSI processors. The collision detection is performed in parallel by the VLSI processors without any communication between them, so that a desired performance can be achieved unless there is limitation on the number of the VLSI processors. For an example, a collision warning system for a maximum running speed of 36 km/h can be constructed with 100 VLSI processors.
A collision detection multiprocessor for intelligent vehicles using a high-density CAM
Multiprozessor zur Kollisionserfassung für intelligente Fahrzeuge mit dem HD inhaltsadressierbaren Speicher
Intelligent Vehicles Symposium, 1994 ; 143-148
1994
6 Seiten, 11 Bilder, 1 Tabelle, 8 Quellen
Conference paper
English
A Collision Detection Multiprocessor for Intelligent Vehicles Using a High-Density CAM
British Library Conference Proceedings | 1994
|A collision detection processor for intelligent vehicles
Tema Archive | 1993
|A Multiprocessor Information System for Bus Vehicles
SAE Technical Papers | 1985
|