Three-terminal, double-stacked-gate field-effect transistor (FET), developed as analog memory element. Particularly suited for use as synapse with variable connection strength in electronic neural network. Provides programmable, nonvolatile resistive connection, somewhat in manner of porous-gate FET described in "Porous-Floating-Gate Field-Effect Transistor" (NPO-17532). Resembles commercial erasable programmable read-only memory (EPROM) device, except for thickness of layers of silicon dioxide electrically isolating gates. Either p-channel or n-channel device.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Stacked-Gate FET's For Analog Memory Elements


    Contributors:

    Published in:

    Publication date :

    1991-07-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Sub-Quarter-Micrometer-like V-Gate Pseudomorphic Doped-Channel FET's

    Tan, S. W. / Chen, W. T. / Chu, M. Y. et al. | British Library Conference Proceedings | 2002


    Improved process control for VMOS FET's

    Jhabvala, M. D. | NTRS | 1980



    Analog actuator-piston memory

    Sable, B. A. | NTRS | 1980


    Magnetic Analog Random-Access Memory

    Katti, Romney R. / Wu, Jiin-Chuan / Stadler, Henry L. | NTRS | 1991