Signal delays in equipment compensated automatically. New approach to design of digital phase-locked loop (DPLL) incorporates concepts from estimation theory and involves decomposition of closed-loop transfer function into estimator and predictor. Estimator provides recursive estimates of phase, frequency, and higher order derivatives of phase with respect to time, while predictor compensates for delay, called "transport lag," caused by PLL equipment and by DPLL computations.
Designing Estimator/Predictor Digital Phase-Locked Loops
NASA Tech Briefs ; 12 , 6
1988-06-01
Miscellaneous
No indication
English
Parallel Digital Phase-Locked Loops
Online Contents | 1995
Parallel Digital Phase-Locked Loops
NTRS | 1995
|Suppressing Transients In Digital Phase-Locked Loops
NTRS | 1993
|Controlled-Root Approach to Digital Phase-Locked Loops
Online Contents | 1995
Controlled-Root Approach To Digital Phase-Locked Loops
NTRS | 1995
|