Signal delays in equipment compensated automatically. New approach to design of digital phase-locked loop (DPLL) incorporates concepts from estimation theory and involves decomposition of closed-loop transfer function into estimator and predictor. Estimator provides recursive estimates of phase, frequency, and higher order derivatives of phase with respect to time, while predictor compensates for delay, called "transport lag," caused by PLL equipment and by DPLL computations.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Designing Estimator/Predictor Digital Phase-Locked Loops


    Contributors:

    Published in:

    Publication date :

    1988-06-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English





    Parallel Digital Phase-Locked Loops

    Sadr, Ramin / Shah, Biren N. / Hinedi, Sami M. | NTRS | 1995




    Controlled-Root Approach To Digital Phase-Locked Loops

    Stephens, Scott A. / Thomas, J. Brooks | NTRS | 1995