Loop of arbitrary order starts in steady-state lock. Method for initializing variables of digital phase-locked loop reduces or eliminates transients in phase and frequency typically occurring during acquisition of lock on signal or when changes made in values of loop-filter parameters called "loop constants". Enables direct acquisition by third-order loop without prior acquisition by second-order loop of greater bandwidth, and eliminates those perturbations in phase and frequency lock occurring when loop constants changed by arbitrarily large amounts.
Suppressing Transients In Digital Phase-Locked Loops
NASA Tech Briefs ; 17 , 6
1993-06-01
Miscellaneous
No indication
English
Parallel Digital Phase-Locked Loops
NTRS | 1995
|Parallel Digital Phase-Locked Loops
Online Contents | 1995
Designing Estimator/Predictor Digital Phase-Locked Loops
NTRS | 1988
|Controlled-Root Formulation for Digital Phase-Locked Loops
Online Contents | 1995
|Controlled-Root Approach to Digital Phase-Locked Loops
Online Contents | 1995