Signal delays in equipment compensated automatically. New approach to design of digital phase-locked loop (DPLL) incorporates concepts from estimation theory and involves decomposition of closed-loop transfer function into estimator and predictor. Estimator provides recursive estimates of phase, frequency, and higher order derivatives of phase with respect to time, while predictor compensates for delay, called "transport lag," caused by PLL equipment and by DPLL computations.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Designing Estimator/Predictor Digital Phase-Locked Loops


    Beteiligte:
    Statman, J. I. (Autor:in) / Hurd, W. J. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1988-06-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch


    Schlagwörter :



    Parallel Digital Phase-Locked Loops

    Sadr, Ramin / Shah, Biren N. / Hinedi, Sami M. | NTRS | 1995




    Controlled-Root Approach To Digital Phase-Locked Loops

    Stephens, Scott A. / Thomas, J. Brooks | NTRS | 1995