Proposed Reed-Solomon (RS) decoder assembled from very-large-scale integrated-circuit (VLSI) building blocks. Decoder exploits recursive forms in RS decoding algorithms. RS codes capable of correcting random or burst errors in telemetry and other data-communication signals. Because of small size and low power consumption, advantageous to employ several such decoders in parallel-processing scheme to increase decoding speed.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Modular VLSI Reed-Solomon Decoder


    Contributors:
    Liu, K. Y. (author)

    Published in:

    Publication date :

    1986-01-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Modular VLSI Reed-Solomon Decoder

    Hsu, In-Shek / Truong, Trieu-Kie | NTRS | 1991


    Systolic VLSI Reed-Solomon Decoder

    Shao, H. M. / Truong, T. K. / Deutsch, L. J. et al. | NTRS | 1986


    Single-Chip VLSI Reed-Solomon Decoder

    Shao, Howard M. / Truong, Trieu-Kie / Hsu, In-Shek et al. | NTRS | 1988


    Fast Reed-Solomon Decoder

    Liu, K. Y. | NTRS | 1986


    VLSI Reed-Solomon Encoder

    Liu, K. Y. | NTRS | 1983