Network channels elements of data array from memory ports to processor ports using a hardware-generated binary control work. Depending on control work selected, data may be shifted in increments or transposed in each of three levels to reach appropriate processing ports. A similar arrangement with reversed wiring is used to return data from processing ports to respective memory modules. Selection gate used in network incorporates two AND gates feeding an OR gate. In some logic families the OR gate may be fabricated as a "wired OR".
Improved Parallel-Access Alinement Network
NASA Tech Briefs ; 6 , 2
1982-11-01
Miscellaneous
No indication
English
Parallel-Access Alinement Network Using Barrel Switches
NTRS | 1982
|NTRS | 1976
|Alinement tolerant Schlieren system
NTRS | 1977
|NTRS | 1984
|NTRS | 1977
|