Practical version of parallel-access alinement network utilizes two barrel switches for interfacing N parallel memory modules with N parallel processing elements. Switches are interconnected where 17 memory ports (MP's) are connected to 17 processor ports (PP's). Network uses two electronic barrel switches to direct data flow in parallel data-processing system. Each switch can shift a multibit parallel input a predetermined number of places to left or right, end off, or end around in one clock-pulse.
Parallel-Access Alinement Network Using Barrel Switches
NASA Tech Briefs ; 6
1982-11-01
Miscellaneous
No indication
English
Improved Parallel-Access Alinement Network
NTRS | 1982
|NTRS | 1976
|Alinement tolerant Schlieren system
NTRS | 1977
|NTRS | 1984
|NTRS | 1977
|