The overall research goal in Gurkh is to build a framework for design, verification and execution of safety critical applications. The framework consists of both software tools for application verification and hardware platforms for execution and real-time monitoring. This paper discusses within the context of the Gurkh project, the development of a tool to translate safety critical VHDL code into a formal representation. Different formal techniques can then be applied on this representation in order to verify properties such as liveness and deadlock and to validate that the timing constraints of the original system hold. This paper will discuss three aspects of the tool implementation: transformation of source code into an intermediate representation, verification of real-time properties, and some tool-related implementation issues.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A tool for translating VHDL to finite state machines


    Contributors:
    Nehme, C. (author) / Lundqvist, K. (author)


    Publication date :

    2003-01-01


    Size :

    386889 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    A Tool for Translating VHDL to Finite State Machines

    Nehme, C. / IEEE / AIAA | British Library Conference Proceedings | 2003


    A VHDL-AMS Mixed-Signal, Mixed-Technology Design Tool

    Drager, S. / Carter, H. / Hirsch, H. et al. | British Library Conference Proceedings | 1998


    A VHDL-AMS mixed-signal, mixed-technology design tool

    Drager, S.L. / Carter, H.W. / Hirsch, H.L. | IEEE | 1998


    Automatic VHDL generation software tool for parameterized FPGA based FFT architectures

    Schmuland, T E / Longbrake, M B / Buxa, P E et al. | IEEE | 2010


    VHDL-AMS und HIL/SIL

    Barucki, Thomas / Schmidt, Marko | Tema Archive | 2005