A FinFET-based Carry Lookahead Adder (CLA) using Gate Diffusion Input (GDI) logic is proposed, leveraging FinFET’s superior control over short-channel effects and reduced leakage currents to enhance CLA performance in arithmetic units. The integration of GDI logic minimizes transistors and interconnects, leading to significant improvements in speed, power consumption, and area efficiency compared to traditional CMOS designs. Simulations and comparative analyses demonstrate that the FinFET-based GDI CLA outperforms conventional CMOS CLA, providing a high-performance, low-power solution for modern VLSI systems. The design was further analyzed for temperature variations using Cadence Virtuoso.
Design and Analysis of FinFET-based Carry Lookahead Adder using GDI logic
2024-11-06
772167 byte
Conference paper
Electronic Resource
English
Delay Time Formulae and Optimizing Design of Carry Lookahead Adders
British Library Online Contents | 2004
|Fast carry free adder design using QSD number system
IEEE | 1993
|Low power high performance carry select adder
IEEE | 2017
|