A complex digital circuit has adder as a basic unit. Overall circuit performance will depend on the design of the basic adder circuit. So, if we reduce the delay of the basic adder unit then overall circuit delay will reduce thus speed of the overall circuitry gets increased. In this paper we have improved the delay of CIA (carry increment adder). The improvement is achieved by incorporating HCA (Han-Carlson adder) and KSA (Kogge-Stone adder) in the design of RCA and CLA.A synthesis study is done in terms of delay, power and area which is carried out for comparative analysis. Simulations and synthesis are done in Xilinx ISE 14.7 version and coding is done in Verilog HDL.
Design and Execution of Enhanced Carry Increment Adder using Han-Carlson and Kogge-Stone adder Technique : Han-Carlson and Kogge-Stone adder is used to increase speed of adder circuitry
2019-06-01
1787818 byte
Conference paper
Electronic Resource
English
British Library Conference Proceedings | 1991
|Low power high performance carry select adder
IEEE | 2017
|NTRS | 1993
|