Achieving minimum computation time and reduced power utilization is of great interest in VLSI Design. This paper presents the designing of an approximate adder such as Ladner Fischer with the use of parallel computing. Earlier technologies have used the redundant method of Ripple Carry Adders to perform arithmetic operations but multipliers are an important part of any operational unit which uses large adders in the multiple sequences, and the execution rates should be minimized. The topology implemented in this paper is developed using VHDL, and the functionality is verified using simulation tools such as Genus, Innovus, NC Launch, etc. from Cadence and synthesized to 90 nm CMOS Technology. For 16-bit addition, the current design dynamic power obtained is 0.0187 W and the total area cell covered is 26%.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of Approximate Adder circuit of Ladner Fischer Adder (16 bit)


    Contributors:


    Publication date :

    2020-11-05


    Size :

    326783 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Inexact computing with approximate adder application

    Allen, Christopher I. / Langley, Derrick / Lyke, James C. | IEEE | 2014



    Fast Differential Adder

    Arditti, Mort A. / Silva, Rosemary | NTRS | 1993


    Adder power for research

    Engineering Index Backfile | 1952