A multibit quaternary full adder is designed using a restricted set of modified signed-digit quaternary number system; Such adders could be stacked in parallel and they can add two n-bit numbers in a constant time irrespective of the operand size. An optical nonholographic content addressable memory is proposed for implementing the adder.<>


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Two-bit restricted signed-digit quaternary full adder


    Contributors:
    Awwal, A.A.S. (author) / Ahmed, J.U. (author)


    Publication date :

    1994-01-01


    Size :

    355229 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Two-Bit Restricted Signed-Digit Quaternary Full Adder

    Awwal, A. A. S. / Ahmed, J. U. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1994


    Optoelectronics recoded trinary signed-digit adder using optical correlators

    Cherri, A.K. / Habib, M.K. / Alam, M.S. | IEEE | 1997


    Optoelectronics Recoded Trinary Signed Digit Adder Using Optical Correlators

    Alam, M. / Cherri, A. / Habib, M. et al. | British Library Conference Proceedings | 1997


    Efficient electronic implementation of modified signed-digit trinary carry free adder

    Hossain, M.M. / Ahmed, J.U. / Awwal, A.A.S. | IEEE | 1993


    Optoelectronic interconnect architecture of parallel modified signed-digit adder and subtractor [2400-41]

    Sun, D. / Wang, N. / He, L. et al. | British Library Conference Proceedings | 1995