An efficient carry-free addition and borrow-free subtraction of modified signed-digit trinary number scheme is presented which may be used for parallel computing application. A digital 2 bit prototype adder was designed and implemented using electrically programmable logic device (EPLD).<>
Efficient electronic implementation of modified signed-digit trinary carry free adder
1993-01-01
277529 byte
Conference paper
Electronic Resource
English
Optoelectronics Recoded Trinary Signed Digit Adder Using Optical Correlators
British Library Conference Proceedings | 1997
|Recoded and Non-Recoded Trinary Signed-Digit Multipliers Designs Using Redundant Bit Representations
British Library Conference Proceedings | 1998
|Two-bit restricted signed-digit quaternary full adder
IEEE | 1994
|