We describe a software emulator of the MIL-STD-1750 A architecture that executes 1750A code at a rate of about 4 MIPS on a Sun 200 MHz Ultra2 workstation, and effectively several times faster than that when application-specific optimizations are used. A number of optimization techniques were used, including binary translation and an unusual emulation of the 1750A timers and memory management unit. The performance technologies used within the emulator are for the most part applicable to the emulation of other processor architectures.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High-performance software emulation of 1750 A processor


    Contributors:


    Publication date :

    1997-01-01


    Size :

    552999 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    High-Performance Software Emulation of 1750A Processor

    Kirk Reinholtz, W. / IEEE / AIAA | British Library Conference Proceedings | 1997


    Emulation-Based Performance Studies on the HPSC Space Processor

    Schwaller, Benjamin / Holtzman, Shaun / George, Alan D. | IEEE | 2019


    Emulation of the processor for the distributed processor/memory system

    Maud, A. / Peterson, J.B. | Tema Archive | 1977


    Heterogeneous high performance computer emulation of a space based radar on-board processor

    Salama, A. / Linderman, R. / Rooks, J. et al. | Tema Archive | 2004