We describe a software emulator of the MIL-STD-1750 A architecture that executes 1750A code at a rate of about 4 MIPS on a Sun 200 MHz Ultra2 workstation, and effectively several times faster than that when application-specific optimizations are used. A number of optimization techniques were used, including binary translation and an unusual emulation of the 1750A timers and memory management unit. The performance technologies used within the emulator are for the most part applicable to the emulation of other processor architectures.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    High-performance software emulation of 1750 A processor


    Beteiligte:
    Reinholtz, K. (Autor:in)


    Erscheinungsdatum :

    01.01.1997


    Format / Umfang :

    552999 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    High-Performance Software Emulation of 1750A Processor

    Kirk Reinholtz, W. / IEEE / AIAA | British Library Conference Proceedings | 1997


    Emulation-Based Performance Studies on the HPSC Space Processor

    Schwaller, Benjamin / Holtzman, Shaun / George, Alan D. | IEEE | 2019



    Heterogeneous high performance computer emulation of a space based radar on-board processor

    Salama, A. / Linderman, R. / Rooks, J. et al. | Tema Archiv | 2004