This paper introduces frame- and module-based configuration memory error recovery (FMER), that is, a FMER technique targeting triple modular redundant (TMR) designs that are realized on SRAM-based FPGAs. Module-based configuration memory (CM) error recovery (MER) is used to reconfigure on demand the CM of faulty TMR modules, whereas the remaining CM of the device recovers from soft errors with periodic scrubbing. We derive reliability, availability, and power consumption models of TMR designs that incorporate FMER, MER, blind scrubbing, and no recovery at all, and show that FMER is particularly beneficial for missions that require high reliability or availability subject to a low-energy budget.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs


    Contributors:


    Publication date :

    2018-12-01


    Size :

    2518746 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    SEU mitigation strategies for SRAM-based FPGA

    Luo, Pei / Zhang, Jian | SPIE | 2011



    SRAM based re-programmable FPGA for space applications

    Wang, J.J. / Katz, R.B. / Sun, J.S. et al. | Tema Archive | 1999


    SEU mitigation strategies for SRAM-based FPGA [8196-38]

    Luo, P. / Zhang, J. / SPIE (Society) | British Library Conference Proceedings | 2011


    Using Duplication with Compare for On-line Error Detection in FPGA-based Designs

    Johnson, Jonathan / Howes, William / Wirthlin, Michael et al. | IEEE | 2008