It is well known that SRAM-based FPGAs are susceptible to single-event upsets (SEUs) in radiation environments. A variety of mitigation strategies have been demonstrated to provide appropriate mitigation and correction of SEUs in these environments. While full mitigation of SEUs is appropriate for some situations, some systems may tolerate SEUs as long as these upsets are detected quickly and correctly. These systems require effective error detection techniques rather than costly error correction methods. This work leverages a well-known error detection technique for FPGAs called duplication with compare (DWC). This technique has been shown to be very effective at quickly and accurately detecting SEUs using fault injection and radiation testing.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Using Duplication with Compare for On-line Error Detection in FPGA-based Designs


    Contributors:


    Publication date :

    2008-03-01


    Size :

    3870842 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs

    Agiakatsikas, Dimitris / Cetin, Ediz / Diessel, Oliver | IEEE | 2018


    Optimisation of FPGA-Based Designs for Convolutional Neural Networks

    Bonifus, P. L. / Thomas, Ann Mary / Antony, Jobin K. | Springer Verlag | 2023


    Improvement of pipelines implementations in FPGA designs

    Thirer, Nonel / David, Yitzhak / Zedaka, I. Baal et al. | SPIE | 2006


    Deep compare: A study on using convolutional neural networks to compare image patches

    Zagoruyko, S. / Komodakis, N. | British Library Online Contents | 2017