This paper presents an efficient approach to protect an FPGA design against Single Event Upsets (SEUs). A novel configuration scrubbing core, instantiated at the top level of the user project, is used for internal detection and correction of SEU-induced configuration errors without requiring further external radiation hardened control hardware. As demonstrated in the paper, this approach combines the benefits of fast SEU faults detection with fast restoration of the device functionality and small overhead. Moreover, the proposed technique result highly versatile and can be adopted for different FPGA device families.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An efficient and low-cost design methodology to improve SRAM-based FPGA robustness in space and avionics applications


    Contributors:


    Publication date :

    2009


    Size :

    11 Seiten





    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    SRAM based re-programmable FPGA for space applications

    Wang, J.J. / Katz, R.B. / Sun, J.S. et al. | Tema Archive | 1999


    FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs

    Agiakatsikas, Dimitris / Cetin, Ediz / Diessel, Oliver | IEEE | 2018



    FPGA-Based Military Avionics Computing Circuits

    Pederson, R.N. | Online Contents | 2004