Technological advances in VLSI have resulted in more dense and higher speed Field Programmable Gate Arrays (FPGAs), enabling them to be used in a variety of applications. Residue Arithmetic due to its inherent parallelism is ideally suited for implementing digital filters. This paper describes an efficient implementation of a fourth order Finite Impulse Response (FIR) filter combining the advantages of residue arithmetic and FPGAs. The coefficients and input data word width are 12 bits and the coefficients are fully programmable.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    FPGA implementation of a FIR filter using residue arithmetic


    Contributors:
    Loonawat, G. (author) / Siferd, R.E. (author)


    Publication date :

    1996-01-01


    Size :

    360801 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    FPGA Implementation of a FIR Filter Using Residue Arithmetic

    Loonawat, G. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    High-Performance IIR Filter Implementation Using FPGA

    Vijay, Vallabhuni / Seshagiri Rao, V. R. / Chaitanya, Kancharapu et al. | IEEE | 2022


    Optical computing using residue arithmetic

    FALK, R. / HOUK, THEODORE / CAPPS, C. | AIAA | 1987


    Implementation of an Adaptive Multi-channel Filter System on FPGA

    Prokopenko, Ihor / Dmytruk, Anastasiia / Prokopenko, Roman et al. | IEEE | 2024


    Optimized FPGA based implementation of particle filter for tracking applications

    Jarrah, Amin / Jamali, Mohsin M. / Hosseini, Seyyed Soheil Sadat | IEEE | 2014