Technological advances in VLSI have resulted in more dense and higher speed Field Programmable Gate Arrays (FPGAs), enabling them to be used in a variety of applications. Residue Arithmetic due to its inherent parallelism is ideally suited for implementing digital filters. This paper describes an efficient implementation of a fourth order Finite Impulse Response (FIR) filter combining the advantages of residue arithmetic and FPGAs. The coefficients and input data word width are 12 bits and the coefficients are fully programmable.
FPGA implementation of a FIR filter using residue arithmetic
01.01.1996
360801 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
FPGA Implementation of a FIR Filter Using Residue Arithmetic
British Library Conference Proceedings | 1996
|High-Performance IIR Filter Implementation Using FPGA
IEEE | 2022
|Optical computing using residue arithmetic
AIAA | 1987
|