This paper considered implementing an adaptive multi-channel filter system on a Field-Programmable Gate Array (FPGA). The proposed system addresses the challenge of interference suppression in complex disturbance environments, which is common in various radio-electronic systems, for example, due to the action of broadband interference in the radio countermeasures of UAVs. The architecture, developed using Verilog HDL, exploits the parallel processing capabilities of FPGA, enabling high-speed and low-latency operation in real-time. This work demonstrates the potential of FPGA-based adaptive filtering systems to enhance the performance of modern radioelectronic systems.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Implementation of an Adaptive Multi-channel Filter System on FPGA


    Beteiligte:


    Erscheinungsdatum :

    22.10.2024


    Format / Umfang :

    1274789 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    High-Performance IIR Filter Implementation Using FPGA

    Vijay, Vallabhuni / Seshagiri Rao, V. R. / Chaitanya, Kancharapu et al. | IEEE | 2022


    FPGA Implementation of a FIR Filter Using Residue Arithmetic

    Loonawat, G. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    FPGA implementation of a FIR filter using residue arithmetic

    Loonawat, G. / Siferd, R.E. | IEEE | 1996


    Optimized FPGA based implementation of particle filter for tracking applications

    Jarrah, Amin / Jamali, Mohsin M. / Hosseini, Seyyed Soheil Sadat | IEEE | 2014


    FPGA Implementation of a 16-Channel Lock-In Laser Light Scattering System

    Moreno-Báez, A / Miramontes-de Léon, G / Sifuentes-Gallardo, C et al. | IEEE | 2010