FPGA Implementation of a FIR Filter Using Residue Arithmetic
National aerospace and electronics conference ; 1996 ; Dayton; OH
1996-01-01
5 pages
Also known as NAECON 1996. IEEE Cat nos 96CH35934 and 96CB35934
Conference paper
English
aerospace , electronics , NAECON , IEEE , AESS
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
High-Performance IIR Filter Implementation Using FPGA
IEEE | 2022
|Optical computing using residue arithmetic
AIAA | 1987
|