High density (HDI) electrical interconnections and vertical optoelectronic interconnections (OE) through-Si links for 3D computational systems have been modeled, and compared and contrasted in the areas of latency, size, and power dissipation. Based upon STA Roadmap projections, which indicate interconnection as a challenge area for coming generations of electronics, optoelectronics may serve a role in chip to chip interconnections for massively parallel computational systems.
A comparison of CMOS chip to chip interconnections: vertical optical through-Si links versus high density electrical interconnect
1998-01-01
310466 byte
Conference paper
Electronic Resource
English
British Library Conference Proceedings | 1998
|Terabus: A Chip-to-Chip Parallel Optical Interconnect
British Library Conference Proceedings | 2005
|Optical and Package Design Issues for Chip-to-Chip Free-Space Optical Interconnections
British Library Conference Proceedings | 1993
|Terabus: a chip-to-chip parallel optical interconnect
IEEE | 2005
|